The purpose of this book is to survey the state of the art and evolving directions in post-silicon and runtime verification. They then dive into the presentation of several new post-silicon verification solutions aimed at boosting the verification coverage of modern processors, dedicating several chapters to this topic.

Verification of a Modern Processor.- The Verification Universe.- Test Generation and Response Evaluation for Processors Cores in Post-Silicon.- Post-Silicon Verification of Multi-Core Processors.- Run-Time Verification Through Hardware Patching and Error Avoidance.- The Future of Post-Silicon Verification.

Post-Silicon and Run-Time Verification for Modern Processors surveys the state of the art and evolving directions in post-silicon and runtime verification. The volume gives an overview of the state of the art in verification, particularly current post-silicon methodologies in use in the industry, both for the domain of processor pipeline design and for memory subsystems. There is also a thorough presentation of several new post-silicon verification solutions aimed at boosting the verification coverage of modern processors. The presentation of runtime verification solutions follows a similar approach. This is an area of processor design that is still in its early stages of exploration and could help accomplish the ultimate goal of complete correctness guarantees for microprocessor-based computation. The book also: ·         Addresses an area of hardware verification that is growing both in industry and academia·         Covers hardware patching and error avoidance·         Discusses multi-core processors with test generation and response evaluationThe authors conclude the book with a look towards the future of late-stage verification and its growing role in the processor life-cycle. Post-Silicon and Run-Time Verification for Modern Processors will be a valuable book for researchers and engineers working in electrical engineering.

Addresses an area of hardware verification that is growing both in industry and academia. Covers hardware patching and error avoidance. Discusses multi-core processors with test generation and response evaluation. Includes supplementary material: sn.pub/extras